Loop Overhead Reduction Techniques for Coarse Grained Reconfigurable Architectures

Find Full text
Thumbnail
Fulltext:
182804.pdf
Size:
846.0Kb
Format:
PDF
Description:
author's version
Download
Publication year
2017
Author(s)
Vadivel, K.
Wijtvliet, M.
Jordans, R.
Corporaal, H.
Publisher
Piscataway : IEEE
ISBN
9781538621455
In
Kubatova, H. (ed.), DSD 2017: 20th Euromicro Conference on Digital System Design, 30 August – 1 September 2017 Vienna, Austria. Proceedings, pp. 14-21
DOI
Publication type
Part of book or chapter of book
Please use this identifier to cite or link to this item: https://hdl.handle.net/2066/182804   https://hdl.handle.net/2066/182804
Display more details

Upload full text

Use your RU credentials (u/z-number and password) to log in with SURFconext to upload a file for processing by the repository team.